Title page for ETD etd-01062004-132011


Type of Document Master's Thesis
Author Bennett, Sidney Page
Author's Email Address sibennet@vt.edu
URN etd-01062004-132011
Title Designing a Compiler for a Distributed Memory Parallel Computing System
Degree Master of Science
Department Electrical and Computer Engineering
Advisory Committee
Advisor Name Title
Baker, James M. Jr. Committee Chair
Arthur, James D. Committee Member
Davis, Nathaniel J. IV Committee Member
Keywords
  • SUIF
  • Compiler Design
  • Parallel Computing
  • Optimization
  • MachSUIF
  • MultithreadingOptimization
  • Parallel Computing
  • Multithreading
Date of Defense 2003-11-01
Availability unrestricted
Abstract
The SCMP processor presents a unique approach to processor design: integrating multiple processors, a network, and memory onto a single chip. The benefits to this design include a reduction in overhead incurred by synchronization, communication, and memory accesses. To properly determine its effectiveness, the SCMP architecture must be exercised under a wide variety of workloads, creating the need for a variety of applications. A compiler can relieve the time spent developing these applications by allowing the use of languages such as C and Fortran. However, compiler development is a research area in its own right, requiring extensive knowledge of the architecture to make good use of its resources.

This thesis presents the design and implementation of a compiler for the SCMP architecture. The thesis includes an in-depth analysis of SCMP and the necessary design choices for an effective compiler using the SUIF and MachSUIF toolsets. Two optimizations passes are included in the discussion: partial redundancy elimination and instruction scheduling. While these optimizations are not specific to parallel computing, architectural considerations must still be made to properly implement the algorithms within the SCMP compiler. These optimizations yield an overall reduction in execution time of 15-36%.

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  sibennet_thesis.pdf 775.60 Kb 00:03:35 00:01:50 00:01:36 00:00:48 00:00:04

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.