Title page for ETD etd-02292012-113227


Type of Document Dissertation
Author Otoom, Mwaffaq Naif
Author's Email Address motoom@vt.edu
URN etd-02292012-113227
Title Capacity Metric for Chip Heterogeneous Multiprocessors
Degree PhD
Department Electrical and Computer Engineering
Advisory Committee
Advisor Name Title
Paul, JoAnn M. Committee Chair
Kulczycki, Gregory W. Committee Member
Martin, Thomas L. Committee Member
Midkiff, Scott F. Committee Member
Patterson, Cameron D. Committee Member
Keywords
  • Multichannel Workloads
  • Workload Modes
  • Workload Specific Processors
  • Chip Heterogeneous Multiprocessors
  • Capacity Metric
Date of Defense 2012-02-23
Availability unrestricted
Abstract
The primary contribution of this thesis is the development of a new performance metric, Capacity, which evaluates the performance of Chip Heterogeneous Multiprocessors (CHMs) that process multiple heterogeneous channels. Performance metrics are required in order to evaluate any system, including computer systems. A lack of appropriate metrics can lead to ambiguous or incorrect results, something discovered while developing the secondary contribution of this thesis, that of workload modes for CHMs – or Workload Specific Processors (WSPs).

For many decades, computer architects and designers have focused on techniques that reduce latency and increase throughput. The change in modern computer systems built around CHMs that process multi-channel communications in the service of single users calls this focus into question. Modern computer systems are expected to integrate tens to hundreds of processor cores onto single chips, often used in the service of single users, potentially as a way to access the Internet. Here, the design goal is to integrate as much functionality as possible during a given time window. Without the ability to correctly identify optimal designs, not only will the best performing designs not be found, but resources will be wasted and there will be a lack of insight to what leads to better performing designs. To address performance evaluation challenges of the next generation of computer systems, such as multicore computers inside of cell phones, we found that a structurally different metric is needed and proceeded to develop such a metric.

In contrast to single-valued metrics, Capacity is a surface with dimensionality related to the number of input streams, or channels, processed by the CHM. We develop some fundamental Capacity curves in two dimensions and show how Capacity shapes reveal interaction of not only programs and data, but the interaction of multiple data streams as they compete for access to resources on a CHM as well. For the analysis of Capacity surface shapes, we propose the development of a demand characterization method in which its output is in the form of a surface. By overlaying demand surfaces over Capacity surfaces, we are able to identify when a system meets its demands and by how much. Using the Capacity metric, computer performance optimization is evaluated against workloads in the service of individual users instead of individual applications, aggregate applications, or parallel applications. Because throughput was originally derived by drawing analogies between processor design and pipelines in the automobile industry, we introduce our Capacity metric for CHMs by drawing an analogy to automobile production, signifying that Capacity is the successor to throughput. By developing our Capacity metric, we illustrate how and why different processor organizations cannot be understood as being better performers without both magnitude and shape analysis in contrast to other metrics, such as throughput, that consider only magnitude.

In this work, we make the following major contributions:

• Definition and development of the Capacity metric as a surface with dimensionality related to the number of input streams, or channels, processed by the CHM.

• Techniques for analysis of the Capacity metric.

Since the Capacity metric was developed out of necessity, while pursuing the development of WSPs, this work also makes the following minor contributions:

• Definition and development of three foundations in order to establish an experimental foundation – a CHM model, a multimedia cell phone example, and a Workload Specific Processor (WSP).

• Definition of Workload Modes, which was the original objective of this thesis.

• Definition and comparison of two approaches to workload mode identification at run time; The Workload Classification Model (WCM) and another model that is based on Hidden Markov Models (HMMs).

• Development of a foundation for analysis of the Capacity metric, so that the impact of architectural features in a CHM may be better understood. In order to do this, we develop a Demand Characterization Method (DCM) that characterizes the demand of a specific usage pattern in the form of a curve (or a surface in general). By doing this, we will be able to overlay demand curves over Capacity curves of different architectures to compare their performance and thus identify optimal performing designs.

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  Otoom_MN_D_2012.pdf 1.49 Mb 00:06:55 00:03:33 00:03:06 00:01:33 00:00:07

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.