Title page for ETD etd-03042009-040323


Type of Document Master's Thesis
Author Tiew, Chin-Yaw
URN etd-03042009-040323
Title On improving the performance of parallel fault simulation for synchronous sequential circuits
Degree Master of Science
Department Electrical Engineering
Advisory Committee
Advisor Name Title
No Advisors Found
Keywords
  • Integrated circuits
Date of Defense 1993-00-00
Availability restricted
Abstract
Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
[VT] LD5655.V855_1993.T538.pdf 2.55 Mb 00:11:47 00:06:03 00:05:18 00:02:39 00:00:13
[BTD] next to an author's name indicates that all files or directories associated with their ETD are accessible from the Virginia Tech campus network only.

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.