Type of Document Dissertation Author Yao, Kaiwei Author's Email Address firstname.lastname@example.org URN etd-04272004-215842 Title High-Frequency and High-Performance VRM Design for the Next Generations of Processors Degree PhD Department Electrical and Computer Engineering Advisory Committee
Advisor Name Title Lee, Fred C. Committee Chair Boroyevich, Dushan Committee Member Huang, Alex Q. Committee Member Liu, Yilu Committee Member Lu, Guo-Quan Committee Member Keywords
- high frequency
- power management
- voltage regulator module
Date of Defense 2004-04-14 Availability unrestricted AbstractIt is perceived that Moore’s Law will prevail at least for the next decade with the continuous advancement of processing technologies for integrated circuits. According to Intel’s roadmap, over one billion transistors will be integrated in one processor by the year 2010; the processor’s clock speed will approach 15 GHz; the core static currents will increase up to 200 A; the dynamic current slew rate will rise up to 250 A/ns; and the core voltage will decrease to 0.8 V. The rapid advancement of processor technology has posed stringent challenges to power management for both an efficient power delivery and an accurate voltage regulation.
The primary objectives of this dissertation are to understand the fundamental limitations of the state-of-the-art solution for the power management, and hence to support possible solutions for meeting the power requirement of the next generations of processors.
First, today’s voltage-regulator module (VRM) design, which is based on the multiphase interleaving buck topology, is thoroughly analyzed. The analysis results of the control bandwidths versus the VRM transient voltage spikes highlight the trend of high-frequency VRM design for smaller size and faster transient response. Based on the concept of achieving constant VRM output impedance, design guidelines are proposed for different kinds of control methods. However, the high switching-related losses in the conventional multiphase buck converter limit its further applications. This dissertation proposes a series of new topologies in order to break through the barriers by applying an inductor-coupling or autotransformer structure to reduce the switching-related losses by extending the duty cycle. Then, this dissertation pushes the topology innovation further by introducing soft-switching quasi-resonant converters for the VRM design. The combination of the quasi-resonant and active-clamped concepts derives a family of new converters, which can eliminate all the switching and body-diode losses. The experimental results at 1-2MHz switching frequencies prove that the proposed solutions for the VRM design can realize very high efficiency and high power density.
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access kyao_dissertation.pdf 3.30 Mb 00:15:17 00:07:52 00:06:53 00:03:26 00:00:17
If you have questions or technical problems, please Contact DLA.