Type of Document Master's Thesis Author Honcharik, Alexander J. URN etd-06162009-063028 Title Generation of VHDL from conceptual graphs of informal specifications Degree Master of Science Department Electrical Engineering Advisory Committee
Advisor Name Title Armstrong, James R. Committee Chair Cyre, Walling R. Committee Member Ha, Dong Sam Committee Member Keywords
- Computer graphics
Date of Defense 1993-05-05 Availability restricted AbstractThis thesis describes two ongoing projects at Virginia Tech called ASPIN and the Modeler's Assistant, but is primarily concerned with a computer program known as "The VHDL Linker." This program is an interface between the two systems and interprets conceptual graphs generated from English sentences describing the behavior of a device, and produces a Process Model Graph and the associated VHDL code for use by the Modeler's Assistant.
The ASPIN (Automated SPecification INterpreter) system translates English sentences describing the behavior of a device into a data structure known as conceptual graphs. Ultimately block diagrams and timing diagrams will be translated as well. The VHDL Linker translates these conceptual graphs into Process Model Graphs (PMGs) and corresponding VHDL code.
Once a PMG (and associated VHDL code) has been created it can be edited as needed on the Modeler's Assistant, to fill in any holes left by the interpreters, correct errors, expand the model, or make it more specific as component designs become available.
This research is the first step towards the development of a system which will allow a designer who is unfamiliar with VHDL to create a working VHDL model from informal specifications. Such a system will reduce the time from initial conception to a working design dramatically.
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access LD5655.V855_1993.H662.pdf 3.13 Mb 00:14:28 00:07:26 00:06:30 00:03:15 00:00:16next to an author's name indicates that all files or directories associated with their ETD are accessible from the Virginia Tech campus network only.
If you have questions or technical problems, please Contact DLA.