Title page for ETD etd-07022005-171746


Type of Document Master's Thesis
Author Perry, Jonathan
Author's Email Address jperry@gmail.com
URN etd-07022005-171746
Title Digital to Analog Converter Design using Single Electron Transistors
Degree Master of Science
Department Electrical and Computer Engineering
Advisory Committee
Advisor Name Title
Ha, Dong Sam Committee Chair
Heflin, James R. Committee Member
Shukla, Sandeep K. Committee Member
Keywords
  • Single Electron Transistor
  • SET
  • DAC
  • Nanotechnology
Date of Defense 2005-04-29
Availability unrestricted
Abstract
CMOS Technology has advanced for decades under the rule of Moore's

law. But all good things must come to an end. Researchers estimate that

CMOS will reach a lower limit on feature size within the next 10 to 15 years.

In order to assure further progress in the field, new computing architectures

must be investigated. These nanoscale architectures are many and varied. It

remains to be seen if any will become a legitimate successor to CMOS.

Single electron tunneling is a process by which electrons can be trans-

ported (tunnel) across a thin insulating surface. A conducting island sepa-

rated by a pair of quantum tunnel junctions creates a Single Electron Tran-

sistor (SET). SETs exhibit higher functionality than traditional MOSFETs,

and function best at very small feature sizes, in the neighborhood of 1nm.

Many circuits must be developed before SETs can be considered a viable

contender to CMOS technology. One important circuit is the Digital to

Analog Converter (DAC). DACs are present on many microprocessors and

microcontrollers in use today and are necessary in many situations. While

other SET circuits have been proposed, including ADCs, no DAC design

exists in open literature.

We propose three possible SET DAC designs and characterize them with

an HSPICE SET simulation model. The first design is a charge scaling

architecture similar to what is frequently used in CMOS. The second two

designs are based on a current steering architecture, but are unique in their

implementation with SETs.

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  thesis.pdf 3.93 Mb 00:18:12 00:09:21 00:08:11 00:04:05 00:00:20

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.