Type of Document	Master's Thesis
Author	Joshi, Anand Mukund
URN	etd-07292009-090436
Title	Behavioral delay fault modeling and test generation
Degree	Master of Science
Department	Electrical Engineering
Advisory Committee	Advisor Name Title Armstrong, James R. Committee Chair Cyre, Walling R. Committee Member Gray, Festus Gail Committee Member
Keywords	Fault-tolerant computing.
Date of Defense	1994-05-05
Availability	restricted
Abstract As the speed of operation of VLSI devices has increased, delay fault testing has become a more important factor in VLSI testing. Due to the large number of gates in a VLSI circuit, the gate level test generation methodologies may become infeasible for delay test generation. In this work, a new behavioral delay fault model that aims at simplifying the delay test generation problem for digital circuits is presented. The model is defined using VHDL. It is shown that each defined behavioral level delay fault can be mapped to a gate level equivalent fault and/or physical failure. A systematic way of representing a behavioral model in terms of a data flow graph is presented. A behavioral level input-output path is defined and a strategy to generate tests for delay faults along a behavioral path is presented. It is then shown that tests developed from the behavioral model can test a gate level equivalent circuit for path delay faults.
Files	Filename       Size       Approximate Download Time (Hours:Minutes:Seconds)     28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access  LD5655.V855_1994.J674.pdf 3.66 Mb 00:16:57 00:08:43 00:07:37 00:03:48 00:00:19 next to an author's name indicates that all files or directories associated with their ETD are accessible from the Virginia Tech campus network only.

If you have questions or technical problems, please Contact DLA.