Title page for ETD etd-10022000-00180032


Type of Document Dissertation
Author Celanovic, Nikola
Author's Email Address ncelanov@yahoo.com
URN etd-10022000-00180032
Title Space Vector Modulation and Control of Multilevel Converters
Degree PhD
Department Electrical and Computer Engineering
Advisory Committee
Advisor Name Title
Boroyevich, Dushan Committee Chair
Baumann, William T. Committee Member
Lai, Jason Committee Member
Lee, Fred C. Committee Member
Nelson, Douglas J. Committee Member
Keywords
  • Superconductive Magnetic Energy Storage
  • Neutral Point Balancing Problem
  • Feed Forward Control
Date of Defense 2000-09-22
Availability unrestricted
Abstract
This dissertation is the result of research and development of a power conditioning system for Superconductive Magnetic Energy Storage System. The dominant challenge of this research was to develop the power conditioning system that can match slowly varying dc voltage and dc current on the super conductive magnet side with the ac voltages and ac currents on the utility side. At the same time the power conditioning system was required to provide a bi-directional power flow to the superconductive magnet.

The focus of this dissertation is a three-level diode clamped dc-ac converter which is a principle part of the power conditioning system. Accordingly, this dissertation deals with the space vector modulation of three-level converters and introduces a computationally very efficient three-level space vector modulation algorithm that is experimentally verified.

Furthermore, the proposed space vector modulation algorithm is successfully generalized to allow equally efficient, real time implementation of space vector modulation to dc-ac converters with virtually any number of levels. The most important advantage of the proposed concept is in the fact that the number of instructions required to implement the algorithm is almost independent from the number of levels in a multilevel converter.

More on the side of the control of multilevel converters, the particular attention in this dissertation is paid to the problem of charge balance in the split dc-link capacitors of three-level neutral-point-clamped converters. It is a known fact that although the charge balance in the neutral point can be maintained on a line cycle level, a significant third harmonic current flows into the neutral point for certain loading conditions, causing the neutral point voltage ripple. The logical consequence of that ripple is the deteriorated quality of the output voltage waveforms as well as the increased voltage stress on the switching devices.

This was the motivation to more carefully explore the loading conditions that cause the unbalance, as well as to study the fundamental limitations of dc-link capacitor charge balancing algorithms. As a part of that work, a new model of the neutral point current in the rotating coordinate frame is developed as a tool in investigation of theoretical limitations and in providing some intuitive insight into the problem. Additionally, the low frequency ripple is quantified and guidelines are offered that can help size the dc-link capacitors.

Because the study of the neutral point balance identified the loading conditions, that under some possible system constraints, cause an unavoidable neutral point voltage ripple, a feed forward type of control method is developed next. The proposed feed forward algorithm can effectively prevent the neutral point voltage ripple from creating distortions in the converter output voltage under all loading conditions and without causing additional disturbance in the neutral point voltage. The feed forward method is developed for a sine triangle as well as for the space vector type PWM algorithm.

The simulation results that include the full dynamic model of the converter and load system validate the feed forward approach and prove that the feed forward algorithm can effectively compensate the effect of the neutral point voltage ripple. The simulation results are than experimentally verified.

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  dissertation.pdf 1.05 Mb 00:04:52 00:02:30 00:02:11 00:01:05 00:00:05

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.