Title page for ETD etd-100799-164236


Type of Document Dissertation
Author Tester, John T.
Author's Email Address jtester@vt.edu
URN etd-100799-164236
Title Reduction of Printed Circuit Card Placement Time Through the Implementation of Panelization
Degree PhD
Department Industrial and Systems Engineering
Advisory Committee
Advisor Name Title
Sullivan, William G. Committee Chair
Ellis, Kimberly P. Committee Member
Sarin, Subhash C. Committee Member
Shewchuk, John P. Committee Member
Sweeney, Dennis G. Committee Member
Keywords
  • design for manufacturing
  • electronic assembly
  • genetic algorithm
  • component placement
Date of Defense 1999-08-19
Availability restricted
Abstract
Decreasing the cycle time of panels in the printed circuit card manufacturing process

has been a significant research topic over the past decade. The research objective in such

literature has been to reduce the placement machine cycle times by finding the optimal

placement sequences and component-feeder allocation for a given, fixed, panel component

layout for a given machine type. Until now, no research has been found which allows the

alteration of the panel configuration itself, when panelization is a part of that electronic

panel design. This research will be the first effort to incorporate panelization into the cycle

time reduction field. The PCB circuit design is not to be altered; rather, the panel design

(i.e., the arrangement of the PCB in the panel) is altered to reduce the panel assembly time.

Component placement problem models are developed for three types of machines: The

automated insertion machine (AIM), the pick-and-place (PAPM) machine, and the rotary

turret head machine (RTHM). Two solution procedures are developed which are based upon

a genetic algorithm (GA) approach. One procedure simultaneously produces solutions for

the best panel design and component placement sequence. The other procedure first selects

a best panel design based upon an estimation of its worth to the minimization problem.

Then that procedure uses a more traditional GA to solve for the component placement and

component type allocation problem for that panel design. Experiments were conducted to

discover situations where the consideration of panelization can make a significant difierence in

panel assembly times. It was shown that the PAPM scenario benefits most from panelization

and the RTHM the least, though all three machine types show improvements under certain

conditions established in the experiments.



NOTE: An updated copy of this ETD was added on 09/17/2010.

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
[VT] jtester.pdf 2.33 Mb 00:10:48 00:05:33 00:04:51 00:02:25 00:00:12
[VT] jtester_2010.pdf 2.41 Mb 00:11:08 00:05:43 00:05:00 00:02:30 00:00:12
[VT] indicates that a file or directory is accessible from the Virginia Tech campus network only.

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.