Title page for ETD etd-10222006-231928


Type of Document Master's Thesis
Author Menon, Suraj S
Author's Email Address ssmenon@vt.edu
URN etd-10222006-231928
Title Supporting Distributed Fault Tolerance In A Real-Time Micro-Kernel
Degree Master of Science
Department Computer Science
Advisory Committee
Advisor Name Title
Edwards, Stephen H. Committee Chair
Back, Godmar V. Committee Member
Boroyevich, Dushan Committee Member
Keywords
  • fault tolerance
  • fault-tolerant real-time offline scheduling
  • power electronics control system
  • dual ring fault tolerant protocol
  • power electronics
  • power converter
  • fault tolerance
  • fault tolerant micro-kernel
  • dataflow architecture
  • real-time
  • offline
  • precedence constraints
Date of Defense 2006-09-08
Availability unrestricted
Abstract
Research into modular approaches for constructing power electronics control systems has provided a number of benefits, as well as new opportunities. Control systems composed of an interconnected collection of standardized parts makes distributed processing a realistic possibility. Unfortunately, current strategies to supporting software on such systems have a number of critical drawbacks. Many existing approaches rely on centralized control strategies, fail to support fault tolerance in the face of failures among processing nodes or communications links, and fail to robustly support live addition or removal of nodes from a running network. In this context, failure of a single element means failure of the entire system.

This thesis describes research to extend the Dataflow Architecture Real-time Kernel (DARK) to support distributed, fault-tolerant execution of control algorithms for power electronics control systems. An appropriate scheme for fault-tolerant scheduling of processes on distributed processing nodes is described, added to DARK, and evaluated. Literature indicates that fault-tolerant multiprocessor scheduling for hard real-time tasks with task precedence constraints is an NP-hard problem. The new system is based on an off-line fault-tolerant scheduling strategy that generates a static schedule of tasks for each processing unit to follow. This algorithm handles both the task precedence constraints and the constraints imposed by the underlying network protocol(DRPESNET). Modifications to the underlying daisy-chained, packet-switched, time-triggered ring network protocol to support communications fault tolerance and plug-and-play addition or removal of live nodes from an existing control system are also described.

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  theses.pdf 2.38 Mb 00:11:00 00:05:39 00:04:57 00:02:28 00:00:12

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.