Type of Document Master's Thesis Author Morgan, Kenneth J. Author's Email Address firstname.lastname@example.org URN etd-11032004-020914 Title Design and Analysis of Four Architectures for FPGA-Based Cellular Computing Degree Master of Science Department Electrical and Computer Engineering Advisory Committee
Advisor Name Title Armstrong, James R. Committee Chair Athanas, Peter M. Committee Member Jones, Mark T. Committee Member Keywords
- Booth Algorithm
- Single-Chip Computer
- Cellular Computing
- Parallel Computer
Date of Defense 2004-10-19 Availability unrestricted AbstractThe computational abilities of today's parallel supercomputers are often quite impressive, but these machines can be impractical for some researchers due to prohibitive costs and limited availability. These researchers might be better served by a more personal solution such as a "hardware acceleration" peripheral for a PC. FPGAs are the ideal device for the task: their configurability allows a problem to be translated directly into hardware, and their reconfigurability allows the same chip to be reprogrammed for a different problem.
Efficient FPGA computation of parallel problems calls for cellular computing, which uses an array of independent, locally connected processing elements, or cells, that compute a problem in parallel. The architecture of the computing cells determines the performance of the FPGA-based computer in terms of the cell density possible and the speedup over conventional single-processor computation.
This thesis presents the design and performance results of four computing-cell architectures. MULTIPLE performs all operations in one cycle, which takes the least amount of time but requires the most chip area. BIT performs all operations bit-serially, which takes a long time but allows a large cell density. The two other architectures, SINGLE and BOOTH, lie within these two extremes of the area/time spectrum.
The performance results show that MULTIPLE provides the greatest speedup over common calculation software, but its usefulness is limited by its small cell density. Thus, the best architecture for a particular problem depends on the number of computing cells required. The results also show that with further research, next-generation FPGAs can be expected to accelerate single-processor computations as much as 22,000 times.
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access Thesis.pdf 2.08 Mb 00:09:36 00:04:56 00:04:19 00:02:09 00:00:11
If you have questions or technical problems, please Contact DLA.