Title page for ETD etd-11142010-183106


Type of Document Master's Thesis
Author Parekh, Umang Kumar
Author's Email Address umangms@vt.edu
URN etd-11142010-183106
Title A Toolkit for Rapid FPGA System Deployment
Degree Master of Science
Department Electrical and Computer Engineering
Advisory Committee
Advisor Name Title
Athanas, Peter M. Committee Chair
Plassmann, Paul E. Committee Member
Schaumont, Patrick Robert Committee Member
Keywords
  • Router
  • Virtex-4
  • Toolkit
  • Autonomous
  • FPGA
Date of Defense 2010-11-11
Availability unrestricted
Abstract
FPGA implementation tools have not kept pace with growing FPGA density. It is common for non-trivial designs to take multiple hours to go through the entire FPGA toolflow (synthesis, mapping, placement, routing, bitstream generation). FPGA implementation tool runtime is a major hindrance to FPGA Productivity.

In modern FPGA designs, designers often change logic and/or connections in an already existing design. If small modifi cations are made to a particular module in a design, then almost the entire design will go through most of the FPGA toolflow again. This can be time consuming for complex designs and hinder productivity of FPGA designers. The main goal of this thesis is to improve FPGA productivity by reducing FPGA design implementation time for modifications made to an already existing design for rapid system deployment.

In this thesis, a toolkit is presented, which is capable of making design modi fications at a lower level of abstraction for already existing designs on Xilinx FPGAs. The toolkit is a part of the open-source RapidSmith framework and includes the EDIF parser, mapper, placer, and router. It can be used to change logic and/or modify connections. Modules can be placed, unplaced, relocated, and/or duplicated with ease using this toolkit. Signifi cant time-savings were seen by making use of the toolkit along-with the standard Xilinx FPGA toolflow, for making design modifi cations to already existing designs.

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  Umang_Thesis.pdf 1.35 Mb 00:06:14 00:03:12 00:02:48 00:01:24 00:00:07
  VT_Fair_Use_Analysis_Results_1.pdf 110.33 Kb 00:00:30 00:00:15 00:00:13 00:00:06 < 00:00:01
  VT_Fair_Use_Analysis_Results_2.pdf 111.91 Kb 00:00:31 00:00:15 00:00:13 00:00:06 < 00:00:01
  VT_Fair_Use_Analysis_Results_3.pdf 109.09 Kb 00:00:30 00:00:15 00:00:13 00:00:06 < 00:00:01

Browse All Available ETDs by ( Author | Department )

dla home
etds imagebase journals news ereserve special collections
virgnia tech home contact dla university libraries

If you have questions or technical problems, please Contact DLA.