Scholarly Communications Project


Fixed-Point Implementation of a Multistage Receiver

by

Rick A. Cameron

Dissertation submitted to the Faculty of the Virginia Tech in partial fulfillment of the requirements for the degree of

PhD

in

EE

Approved

Brian Woerner, Chair
John Kobza
Theodore Rappaport
Jeffrey H. Reed
Hugh VanLandingham

January 13, 1997
Blacksburg, Virginia


Abstract

This dissertation provides a study of synchronization and quantization issues in implementing a multistage receiver in fixed-point Digital Signal Processing (DSP) hardware. Current multistage receiver analysis has neglected the effects of synchronization and quantization; however, these effects can degrade system performance and therefore decrease overall system capacity.

The first objective is to analyze and simulate various effects of synchronization in a multistage system. These effects include the effect of unsynchronized users on the bit error rate (BER) of synchronized users, and determining whether interference cancellation can be used to improve the synchronization time. This information is used to determine whether synchronization will limit overall system capacity. Both analytical and simulation techniques are presented.

The second objective is to study the effects of quantization on the performance of the multistage receiver. A DSP implementation of a practical receiver will require a DSP chip with a fewer number of bits than the computer chips typically used in simulation of receiver performance. Therefore, the DSP implementation performs poorer than the simulation results predict. In addition, a fixed-point implementation is often favored over a floating-point implementation, due to the high processing requirements necessitated by the high chip rate. This further degrades performance because of the limited dynamic range available with fixed-point arithmetic. The performance of the receiver using a fixed-point implementation is analyzed and simulated.

We also relate these topics to other important issues in the hardware implementation of multistage receivers, including the effects of frequency offsets at the receiver and developing a multiuser air protocol interface (API). This dissertation represents a contribution to the ongoing hardware development effort in multistage receivers at Virginia Tech.


List of attached files

File NameSize (Bytes)
cameron.pdf2,526,100 Bytes


The author grants to Virginia Tech or its agents the right to archive and display their thesis or dissertation in whole or in part in the University Libraries in all forms of media, now or hereafter known. The author retains all proprietary rights, such as patent rights. The author also retains the right to use in future works (such as articles or books) all or part of this thesis or dissertation.
[ETD main page] [Search ETDs][etd.vt.edu] [SCP home page] [library home page]

Send Suggestions or Comments to webmaster@scholar.lib.vt.edu