Scholarly Communications Project


Dataflow Analysis and Optimization of High Level Language Code for Hardware-Software Co-Design

by

R. Brendan O'Connor

Thesis submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of

Master of Science

Approved

Dr. Peter Athanas, Chair
Dr. A. Lynn Abbott
Dr. Nathaniel J. Davis, IV

May 7, 1996
Blacksburg, Virginia


Abstract

Recent advancements in FPGA technology have provided devices which are not only suited for digital logic prototyping, but also are capable of implementing complex computations. The use of these devices in multi-FPGA Custom Computing Machines (CCMs) has provided the potential to execute large sections of programs entirely in custom hardware which can provide a substantial speedup over execution in a general-purpose sequential processor. Unfortunately, the development tools currently available for CCMs do not allow users to easily configure multi-FPGA platforms. In order to exploit the capabilities of such an architecture, a procedure has been developed to perform a dataflow analysis of programs written in C which is capable of several hardware-specific optimizations. This, together with other software tools developed for this purpose, allows CCMs and their host processors to be targeted from the same high-level specification.

Full text (PDF) 586,617 Bytes


The author grants to Virginia Polytechnic Institute and State University or its agents the right to archive and display their thesis or dissertation in whole or in part in the University Libraries in all forms of media, now or hereafter known. The author retains all proprietary rights, such as patent rights. The author also retains the right to use in future works (such as articles or books) all or part of this thesis or dissertation.
[ETD main page] [Search ETDs][etd.vt.edu] [SCP home page] [library home page]

Send Suggestions or Comments to webmaster@scholar.lib.vt.edu